ABSTRACT Programmable metallization cell is one of important threshold switching selectors. We first performed a study on the selector based on amorphous chalcogenide material (Si 0.4 Te 0.6 ) because of the rigid structure applied in ovonic threshold switch. In the meantime, annealing process is implemented to improve the performance. Results show that devices without annealing process demonstrate a minor threshold switching characteristic, revealing the potential as selector for cross-point memristor array. After implementing annealing process, threshold voltage (V th ), selectivity and endurance of selectors improve. Meanwhile, requirements of high current and a low holding voltage (V h ) for an ideal selector are fulfilled. Using the Ag filament formed during motion of Ag ions, a steep-slope (1.7 mV/dec) for threshold switching with high selectivity (∼10 4 ) could be achieved. Owing to the faster diffusivity of Ag atoms in solid-electrolytes, the resulting Ag filament easily dissolved under low current regime. It is deduced that performance improvement is due to the defect reduction within annealing process. Finally, time characteristics of selector devices are tested to verify fast switching and recovery speed for practical applicability.
I. INTRODUCTION
Memristor is one of the promising candidates for nextgeneration nonvolatile memory and neuromorphic computing applications due to the scalability, 3D stacking potential and analogy to characteristics of synapse [1] - [3] . In order to eliminate the sneak path current and reduce the power consumption in a large crossbar array of memristors, a twoterminal selector of nonlinear characteristic is introduced without compromising the scalability and 3D stacking potential [4] , [5] . Among various selectors, threshold switching selector is more favorable for the low-voltage operation for their large resistance ratio and high current drive at the ONstate [6] , such as ovonic threshold switch (OTS) [7] - [9] , metal-insulator transition (MIT) [10] , [11] , field-assisted superlinear threshold switch (FAST) [12] , silicon optoelectronic devices [13] , [14] and programmable metallization cell (PMC) [15] - [17] .
Thereinto, programmable metallization cell received wide attention for their excellent features and simple structure resembling conductive-bridge random access memory (CBRAM) [15] - [17] . When the voltage exceeds threshold voltage (V th ), the metal filament connects bottom electrode (BE) and top electrode (TE), switching to high conductance state called ON-state. In most cases, compliance current is essential for volatile threshold switching to avert strong filament. In this way, flimsy filament breaks up after the voltage is removed and devices relax to low conductance state called OFF state, exhibiting volatile characteristic rather than nonvolatile memory. Nonetheless, threshold voltage of common PMC devices is relatively low and variation is non-ignorable which is adverse for array application, according to our previous study which is the simulation about the impact of threshold voltage variation on the array performance [18] .
In this regard, we report here a new PMC selector based on chalcogenide with high selectivity (∼10 4 ), steep turnon slope (1.7mV/dec), and high endurance (∼10 5 ) and fast ON/OFF switch speed (∼30ns). SiTe is selected because it is promising for threshold switch owing to rigid structure and stability [9] , [19] . Rigid structure is beneficial for averting strong metal filament and assuring volatile switches instead of memory as well. Meanwhile, binary compound can be easily doped to adjust the ratio of elements. Nonetheless, SiTe has not been tried as PMC selectors other than OTS. In this paper, selectors based on SiTe are fabricated with optical lithography and magnetron sputtering method. Besides, annealing process is added to the device and threshold switching performance improves.
II. FABRICATION AND CHARACTERIZATION
The devices were prepared on a p-type Si wafer with 200nm thermal oxide and the device areas range from 2 x 2 um 2 to 50 x 50 um 2 . Firstly, the lithography was implemented with SUSS MA6 to pattern the bottom electrode and TiN(BE) is deposited with ion beam sputtering. Then, SiTe was deposited to the full wafer with magnetron sputtering method at room temperature. From now on, devices could be divided to two categories, un-annealed devices and annealed devices. The latter category of devices was annealed under vacuum at 300 • C for 30s to reduce traps. Finally, another lithography step for top electrode pattern was implemented and Ag (TE) was deposited with ion beam sputtering for both devices. Two types of devices with metal-insulator-metal structure are schematically illustrated in Fig. 1 (a) . The devices of 5 × 5 um 2 were tested using a standard semiconductor parameter analyzer (Keithley 4200 SCS) composed of two source-measure units and a pulse-measure unit. Threshold switching is realized under positive stimulus while rectifying effect is available under negative stimulus, as in Fig. 1 (b) . The as-prepared devices are in their OFF state initially. Within positive sweep, the current increases abruptly to the ON state but returned to the OFF state while the voltage sweeps back to zero. In the next positive sweep, the device demonstrates similar current transition. Fig. 2 demonstrates I-V characteristics of un-annealed and annealed devices while voltage sweeps forward and backward respectively. To demonstrate that the device spontaneously relaxed back to an insulating configuration after removing the bias (without applying an opposite polarity voltage) [20] , [21] , I-V loop with only positive applied voltages was used in collecting the data, as Fig. 2 (a) . Meanwhile, they were able to conduct relatively high current of 100 uA which is enough for typical HfO x RRAM [6] with still retaining volatile behavior. In contrast, Fig. 2 (b) manifest annealed device with higher threshold voltage (∼0.7V) than un-annealed devices (∼0.4V) because annealing process reduces trap density and increase required voltage to switch. Besides, annealed devices possess larger nonlinearity (∼10 4 ), namely higher OFF-resistance/ON-resistance or ON-current/OFF-current ratio. Nonlinearity is one of the most significant parameter of selector, which determines the effectiveness of suppressing leakage current, consequently determining array size and power consumption. Therefore, larger nonlinearity is essential for high-density array and low power operation. Nonlinearity of annealed devices reaches 10 4 , which is enough for 1Mb array [22] . Last but not the least, hold voltage refers to the voltage below which selector will switch from ON-state to OFF state when voltage sweeps back to zero. Owing to the retard of operation between selector and memristor, it is essential to assure appropriate time for memristor to switch after selector turns ON. It is deduced that hold voltage has better to be close to zero [23] . Annealed devices (nearly zero) demonstrate less hold voltage than un-annealed devices (∼0.2V). In addition, the turn-on slope of annealed devices surpass 1.7mv/decade (Fig. 2 (c) ), indicating excellent time characteristic. Generally speaking, annealing process improved DC I-V performance including selectivity, threshold voltage and hold voltage. 3 demonstrates the pulses response to study the transient characteristics. Two pulses of 2.0V are applied to un-annealed and annealed devices, respectively. Because unannealed devices can be turned on in less time, narrower pulse width is set for clearly discriminating the time characteristic. While annealed devices are difficult to turn on in the pulse mode, longer pulse width is used to insure the switching. Meanwhile, it is thought that when voltage is applied, metal ions need movement and redox reaction VOLUME 6, 2018 675 to form a filament in the dielectric layer to turn on the device. As a result, the switching-on would delay as thought, especially for annealed device in this paper. Referring to the ovonic threshold switch [8] , [9] , we separate the delay time and transition time. The transition time describes the switching slope for determining the operation window. The un-annealed device exhibited a transition from the high resistance state (HRS) to a low resistance state (LRS) within 50ns and relaxed back to the HRS after the bias was removed, as indicated by Fig. 3 (a) . Then devices after annealing process demonstrated faster transition time (35ns), as in Fig. 3 (b) which is better for operation speed improvement. Nevertheless, annealed devices take a long delay time (∼5.13us) than un-annealed devices (∼0.13us). The delay time is the preparation time for forming conductive channel with Ag nanocluster. Due to large amounts of traps in un-annealed devices, Ag ions can migrate faster, leading to less delay time. While in annealed devices, traps were redistributed and reduced as a whole, filament formed timeconsumingly. However, actual switching time contains two parts during array operation, so a longer delay time has negative impact in the circuit, which makes it the next-step work for us. The resistances after the un-annealed device was turned on and off were separately 1.8e3 ohm and 2.3e5 ohm ( Fig. 3 (a) ), while the resistances after annealed device was turned on and off were separately 6.6e3 ohm and 1.2e6 ohm (Fig. 3 (b) ). These results are determined in the pulse mode, which is usually less accurate than in DC mode owning to the pulse test accuracy. Fig. 4 depicts the endurance of DC sweep and pulse test on annealed devices to verify the practicability. As can be seen from Fig. 4 (a) , multiple DC sweep cycles (20 cycles) overlap while every single cycle demonstrates distinct threshold selector characteristic as the red one. Methods aiming to reduce variation of devices are currently explored by adjusting the structure, such as changing the electrode shape to induce the metal filament in one spot. Fig. 4 (b) indicates 10 5 pulse endurance acquired before the device wears out using 1ms/2V ON-read pulses followed 2ms/0.5V OFF-read pulses after every 1000 consecutive ON-read pulses, which is like the endurance test of memristor. The difference consists in that memristor is non-volatile and can be tested with DC sweeps after pulse operation while the selector is volatile and can only be tested during pulse operation. Although there is variation in the ON and OFF resistance, two states are separated obviously with at least 100 times. The pulse endurance test is usually obtained since it is the limit before the device totally wears out. Ag clusters reside in the electrolyte with increase of the operation, leading to lower the OFF-resistance, which is proved in [15] and [16] . It should be noted that this is limited by the architecture of PMC and we will try inventive ways to prevent the large amount of active electrode permeation by inserting a blocking layer as in [24] and [25] . In comparison between un-annealed and annealed devices, we try to explain the reason for improvement of characteristics after annealing process. It is well known that chalcogenide with disordered structure always contains a high concentration of point defects, such as unsaturated bonds (Fig. 5 a) , bond-angle distortion and other metastable defects. These defects are responsible for the presence of localized states in the amorphous band gap. Before the Ag filament is formed, the device is in high resistive state and the conduction mechanism is Poole-Frenkel mechanism which is highly sensitive on the concentration of localized states [26] . Therefore, large amounts of local states are responsible for the higher OFF current in un-annealed devices, as in Fig. 2 (a) . During annealing process at temperature below the crystallization temperature, the unsaturated defects are gradually annealed out, producing a large number of saturated bonds (Fig. 5(a) ) [27] .The reduction in the number of unsaturated defects decreases the density of localized states in the band structure, consequently increasing the optical band gap (Fig. 5(b) ). At the same time, if the concentration of localized states decreases, the average distance between states increases and the corresponding overlap decreases. Meanwhile, the increase of the average distance z between localized states results in an increase of the potential energy between them (Fig. 5(c) ) [28] . As a result, the OFF-current of annealed device decreases (Fig. 2(b) ) and the selectivity of annealed devices is larger than un-annealed device.
III. RESULTS AND DISCUSSION
676 VOLUME 6, 2018 Meanwhile, active metal migrates in the electrolyte through the grain boundaries because grain boundaries are more conductive and defective than other regions [29] . In as-deposited SiTe layer, it demonstrates short-range orderly while long-range disorderly amorphous structure with large amount of nano-crystals as well [30] . Thus, there exist abundant grain boundaries for Ag atoms easily migrating in the layer, as left in Fig. 6(a) . The blank denotes the grain boundary for Ag migration. During annealing process with temperature higher than the glass transition temperature, enough vibrational energy is present to break some of the weaker bonds, thus introducing some translational degrees of freedom. Consequently, crystallization via nucleation and growth becomes possible and some nano-crystals will grow into a bigger crystal [31] , [32] . Because the annealing time is short enough, it will not lead to the whole layer to be crystalline. As a result, the crystal amounts and grain boundaries decreases, as right in Fig. 6 (a) and larger voltage is needed to migrate Ag atoms in the electrolyte. It also helps improving the endurance by preventing large amounts of Ag atoms permeation into the electrolyte which easily leads to the wear-out of the PMC selector. The as-deposited device is in OFF state initially (Fig. 6(a) ), and there are a few Ag atoms injected in the dielectric layer during sputtering process. When a voltage bias is on top Ag electrode, plenty of Ag atoms are ionized. Then Ag cations migrate to the bottom electrode under the electric field and are reduced in the bottom electrode. When voltage bias is bigger than threshold voltage, a thin metal filament is formed (Fig. 6(b) ). However, with the removal of applied bias, the filament formed under electric field spontaneously ruptures owing to the interfacial energy minimization [15] (Fig. 6(c) ). As a result, Ag ions mobility in electrolyte plays a part in switching time and voltage. When Ag ions swiftly migrate in the electrolyte, it is easy to reach the bottom electrode with lower voltage and less delay time. Finally, it is worth mentioning that great efforts have been devoted to the investigation of the volatile TS behaviors in diverse materials and structures with functional layers including metal oxides. Table 1 shows the comparison of PMC based TS performances among various reported devices. It can be seen that stable unipolar selector with selectivity as high as 10 4 was achieved in this work. More importantly the devices can be functional even under high I cc (100 uA), which is very promising for high-stability integration applications. Thus, good switching performances, such as large selectivity and high ON-current, were achieved in our Ag/SiTe/TiN PMC cells. Nonetheless, comparing to the best performance publication [15] , there is gap to further optimize the selector, which is our next-step work.
IV. CONCLUSION
Threshold switch is one kind of potential devices for selector integrated with RRAM or memristor. We fabricated a unipolar threshold switch with chalcogenide (Si 0.4 Te 0.6 ) by adding annealing process or not, which is proposed for the first time as chalcogenide in the PMC attempt. In contrast, annealed devices demonstrate better performance than un-annealed devices, especially the nonlinearity which is significant for large array. It is concluded that annealing process will reduce the traps in films and increase the OFF resistance. In addition, annealed devices show good characteristics in endurance test. Finally, symmetric and multi-layer VOLUME 6, 2018 677
architectures were about to trying to optimize a bipolar selector for array application before long.
